Learn about Digital Multiplexers with interactive circuit diagrams, truth tables, Boolean expressions, selection logic, logic gate implementation, and digital logic examples.
A multiplexer selects one of several data inputs and routes it to a single output, based on the value of its select lines. With two select inputs S1S0, the 4:1 MUX steers one of four data lines I0–I3 through to Y — Y = I0·S1'S0' + I1·S1'S0 + I2·S1S0' + I3·S1S0. Each term needs an inverted select (NOT), a select-minterm AND, a data AND, and a final OR to merge them — a four gate delay circuit.
| S1 | S0 | Selected | Y |
|---|